


Michel Bruel
PCT/FR2004/002398

It is believed that no fees are due in connection with the filing of this Preliminary Amendment. However, if any fees are due, the Commissioner is hereby authorized to deduct said fees from Meyertons, Hood, Kivlin, Kowert & Goetzel Deposit Account No. 50-1505/5310-09500/EBM.

Respectfully submitted,



Eric B. Meyertons
Reg. No. 34,876

Attorney for Applicant

MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZEL, P.C.
P.O. BOX 398
AUSTIN, TX 78767-0398
(512) 853-8800 (voice)
(512) 853-8801 (facsimile)

Date: March 30, 2006

IAP5 Rec'd PGT/PTO 30 MAR 2006

PATENT
5310-09500

10/574120

CERTIFICATE OF EXPRESS MAIL
UNDER 37 C.F.R. §1.10

"Express Mail" mailing label number:
DATE OF DEPOSIT:

I hereby certify that this paper or fee is being deposited with the
United States Postal Service "Express Mail Post Office to
Addressee" service under 37 C.F.R. §1.10 on the date indicated
above and is addressed to:

Commissioner for Patents
Mail Stop Patent Application
Alexandria, VA 22313-1450

Martin R. Smith

METHOD FOR FABRICATING A PLATE-SHAPED STRUCTURE, IN PARTICULAR
FROM SILICON, USE OF SAID METHOD, AND PLATE-SHAPED STRUCTURE THUS
PRODUCED, IN PARTICULAR FROM SILICON

By:

Michel Bruel

STRIKETHROUGH PAGES

Attorney Docket No.: 5310-09500

Customer No.: 35690
Eric B. Meyertons
Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.
P.O. Box 398
Austin, Texas 78767-0398
Ph: (512) 853-8800

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to the field of fabricating multi-layered plates, and to fabricating thin wafers.

2. Description of the Relevant Art

10 In the microtechnology field, in particular in micro-electronics and opto-electronics, it is normal to use silicon wafers joined to an insulating layer, and more particularly structures comprising an insulating layer interposed between a substrate formed from silicon and a superstrate formed from silicon.

15

STRIKETHROUGH PAGE

SUMMARY OF THE INVENTION

The ~~present invention aims~~ disclosed embodiments aim to improve current techniques and structures, thereby improving performance and diversifying applications.

5

~~In a first aspect, the present invention~~ One embodiment concerns a method for fabricating a structure in the form of a plate ~~comprising including~~ at least one substrate, a superstrate and at least one intermediate layer interposed between the substrate and the superstrate.

10

According to ~~the present invention, said method consists in an~~ embodiment, the method includes selecting an intermediate layer ~~comprising including~~ at least one base material having distributed therein atoms or molecules termed extrinsic atoms or molecules which differ from the atoms or molecules of the base material, and applying a heat treatment to said structure so that, in the temperature range of said heat treatment, the intermediate layer is plastically deformable, and the presence of the selected extrinsic atoms or molecules in the selected base material causes the irreversible formation of micro-bubbles or micro-cavities in the intermediate layer.

20

According to ~~the present invention an~~ embodiment, the heat treatment preferably produces micro-bubbles or micro-cavities which weaken said intermediate layer.

25

According to ~~the present invention an~~ embodiment, the heat treatment preferably produces a rupture of said intermediate layer and, as a result, separation of the substrate and the superstrate.

~~The present invention also~~ Another embodiment provides a method for separating the substrate and superstrate in the structure obtained by the above method.

30

~~In a variation of the present invention an~~ alternate embodiment, said separation method may ~~consist in~~ include applying forces between the substrate and the superstrate to bring

STRIKETHROUGH PAGE

about the rupture of the intermediate layer between the substrate and the superstrate due to the presence of said micro-bubbles or micro-cavities.

5 In a further ~~variation of the present invention~~embodiment, said separation method may ~~consist in~~include chemically attacking the intermediate layer to at least partially remove said intermediate layer between the substrate and the superstrate due to the presence of said micro-bubbles or micro-cavities.

10 According to ~~the present invention~~an embodiment, the substrate and the superstrate may advantageously be formed from monocrystalline silicon and the intermediate layer may advantageously be formed from doped silica.

15 ~~The present invention also~~Another embodiment concerns a method for fabricating silicon wafers which ~~consists in~~includes producing a structure in the form of a plate ~~comprising~~including a substrate formed from silicon, a superstrate formed from silicon and a dielectric intermediate layer ~~comprising~~including at least one base material having distributed therein atoms or molecules termed extrinsic atoms or molecules which differ from the atoms or molecules of the base material; then applying a heat treatment to said structure so that, in the temperature range of the heat treatment, the intermediate layer is plastically
20 deformable and so that the presence of the selected extrinsic atoms or molecules in the selected base material causes the irreversible formation of micro-bubbles or micro-cavities in the intermediate layer.

25 In ~~accordance with the present invention~~an embodiment, said base material is preferably silica and the extrinsic atoms are preferably atoms of phosphorus and/or boron, thus forming an intermediate layer of phospho-silicate glass (P.S.G.) or boro-phospho-silicate glass (B.P.S.G.).

30 In ~~accordance with the present invention~~an embodiment, the concentration of phosphorus may advantageously be in the range from 6% to 14%.

STRIKETHROUGH PAGE

In accordance with the present invention an embodiment, the concentration of boron may advantageously be in the range from 0% to 4%.

5 In accordance with the present invention an embodiment, the heat treatment is preferably carried out at a temperature in the range from 900°C to 1200°C.

10 In accordance with the present invention an embodiment, the method may advantageously ~~consist in~~ include, prior to said heat treatment, ~~in~~ carrying out an operation for depositing said intermediate layer on the substrate, or respectively the superstrate, and attaching the superstrate, or respectively the substrate, to said intermediate layer by molecular wafer bonding.

15 In accordance with the present invention an embodiment, the method may advantageously ~~comprise~~ include a supplemental step for reducing the thickness of the substrate.

20 In accordance with the present invention an embodiment, on said intermediate layer side, the substrate and the superstrate may advantageously respectively ~~comprise~~ include a thermal silicon oxide.

25 In accordance with a ~~variation of the present invention~~ an alternate embodiment, the method may ~~advantageously consist in~~ include exerting forces on said structure in a manner such that rupture of said intermediate layer is brought about, resulting in separation of the substrate and superstrate due to the presence of said micro-bubbles or micro-cavities to obtain a wafer constituted by the substrate and/or a wafer constituted by the superstrate.

30 In accordance with a ~~variation of the present invention~~ another embodiment, the method may ~~advantageously consist in~~ include chemically attacking said intermediate layer of said structure to bring about separation of the substrate and superstrate due to the presence of said micro-bubbles or micro-cavities to obtain a silicon wafer constituted by the substrate and/or a silicon wafer constituted by the superstrate.

STRIKETHROUGH PAGE

In accordance with ~~the present invention~~an embodiment, the method may advantageously consist in include producing projecting portions in the substrate and/or the superstrate on said intermediate layer side.

5

In accordance with ~~the present invention~~an embodiment, the projecting portions are preferably rectilinear and extend to the sides of the structure.

10 In accordance with ~~the present invention~~an embodiment, at least some of said micro-bubbles or micro-cavities are preferably open-celled and at least some thereof constitute channels.

15 ~~The present invention~~Embodiments also ~~pertains~~pertain to an application of the method to the fabrication of silicon on insulator (S.O.I.) plates for the fabrication of integrated electronic circuits and/or integrated opto-electronic circuits.

~~The present invention~~Embodiments also ~~pertains~~pertain to a structure in the form of a plate ~~comprising~~including at least one substrate, a superstrate and at least one intermediate layer interposed between the substrate and the superstrate.

20

In ~~accordance with the present invention~~an embodiment, said intermediate layer ~~comprises~~includes at least one base material having distributed therein atoms or molecules termed extrinsic atoms or molecules which differ from the atoms or molecules of the base material so that, under the effect of a heat treatment, the intermediate layer becomes

25 plastically deformable and the presence of the selected extrinsic atoms or molecules in the selected base material causes the irreversible formation of micro-bubbles or micro-cavities in the intermediate layer.

30 In ~~accordance with the present invention~~an embodiment, the substrate and the superstrate are preferably formed from monocrystalline silicon and the intermediate layer is formed from doped silica.

STRIKETHROUGH PAGE

5 ~~In accordance with the present invention~~an embodiment, the base material is preferably silica and the extrinsic atoms are preferably atoms of phosphorus or boron, thus forming an intermediate layer of phospho-silicate glass (P.S.G.) or boro-phospho-silicate glass (B.P.S.G.).

~~In accordance with the present invention~~an embodiment, the concentration of phosphorus is preferably in the range from 8% to 14%.

10 ~~In accordance with the present invention~~an embodiment, the concentration of boron is preferably in the range from 0% to 4%.

~~In accordance with the present invention~~an embodiment, the substrate and/or the superstrate preferably have portions projecting into said intermediate layer.
15

~~In accordance with the present invention~~an embodiment, the projecting portions are preferably rectilinear and extend to the sides.

20 ~~In accordance with the present invention~~an embodiment, at least some of said micro-bubbles or micro-cavities are open-celled and at least some thereof constitute channels.

STRIKETHROUGH PAGE

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be better understood from a study of structures and a mode
5 of fabrication of such structures, described with reference to non-limiting examples shown in
the accompanying drawings in which:

Fig. 1 shows a cross section of an embodiment of a structure ~~in accordance with the~~
~~invention~~, in an initial state;

Fig. 2 shows an exploded cross section of the structure of Fig. 1 during fabrication;

10 Fig. 3 shows a section of the structure of Fig. 1, in a subsequent fabrication step;

Fig. 4 and 5 show a section of the structure of Fig. 1 in a secondary state of
fabrication; and

Fig. 6 shows a variation of the structure of Fig. 1.

15 While the invention is susceptible to various modifications and alternative forms,
specific embodiments thereof are shown by way of example in the drawings and will herein
be described in detail. It should be understood, however, that the drawing and detailed
description thereto are not intended to limit the invention to the particular form disclosed, but
on the contrary, the intention is to cover all modifications, equivalents and alternatives falling
20 within the spirit and scope of the present invention as defined by the appended claims.

STRIKETHROUGH PAGE

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 shows a structure 1 in the form of a plate which, for example, has a diameter of about two hundred millimeters.

5

This structure ~~comprises~~includes a substrate 2 in the form of a wafer, a superstrate 3 in the form of a wafer and an intermediate layer 4 interposed between the substrate 2 and the superstrate 3.

10

In general, the intermediate layer 4 is formed from at least one base material having distributed therein atoms or molecules termed extrinsic atoms or molecules which differ from the atoms or molecules of the base material, and has a composition such that, when a suitable heat treatment is applied to the structure 1, micro-bubbles or micro-cavities, in particular of a gaseous phase, are irreversibly formed such that said intermediate layer 4 transforms to become spongy and, as a correlation, it is likely to increase in thickness.

15

An example of an embodiment of a structure 1 will now be described with reference to Fig. 2.

20

The substrate 2 may be constituted by a monocrystalline silicon wafer which may be several hundred microns thick, for example in the range from five hundred to a thousand microns.

25

Optionally but preferably, a film 5 of thermal silicon oxide is then produced on one face of the substrate 2.

This film 5 may be produced in an oxidation furnace, at a temperature in the range from 950°C to 1100°C, and may have a thickness of about 0.5 micron.

30

Next, a layer of silicon containing or doped with a high percentage of phosphorus and/or boron is deposited on the oxidized face 5 of superstrate 2 to obtain the intermediate

STRIKETHROUGH PAGE

layer 4 composed of a material of the phospho-silicate glass (PSG) or boro-phospho-silicate glass (BPSG) type.

As an example, the percentage of phosphorus in the material constituting the intermediate layer 4 may be in the range from 6 to 14. Such a deposit may be produced using known techniques in deposition machines of the CVD, LPCVD or PECVD type.

The thickness of the intermediate layer 4 so constituted may be in the region of five microns.

Optionally but preferably, the surface of the intermediate layer 4 may undergo a chemical cleaning treatment, for example an RCA type chemical cleaning, which is known per se.

Optionally but preferably, before or after the cleaning treatment, a chemical-mechanical polishing (CMP) operation may be carried out on the intermediate layer 4.

In the same manner, the superstrate 3 may be constituted by a silicon wafer optionally having a film 6 of thermal silicon oxide and which has optionally undergone an RCA chemical cleaning treatment and optionally a chemical-mechanical polishing operation (CMP).

In a corresponding manner, the intermediate layer 4 may have been produced on the oxidized face 6 of the superstrate 3.

Thereafter, the substrate 2 and the superstrate 3 are assembled by placing the oxidized face 6 of the superstrate 3 in contact on the intermediate layer 4 to obtain molecular wafer bonding, optionally facilitated by the application of force, preferably point bearing forces, between the substrate 2 and the superstrate 3.

STRIKETHROUGH PAGE

In order optionally to increase the interfacial bonding energy, a consolidating heat treatment may be applied to the assembled structure 1 employing conditions which do not cause transformation of the intermediate layer 4, i.e. the formation of micro-bubbles or micro-cavities, as will be described below.

5

A structure 1 is thus obtained, composed of a substrate 2 formed from silicon and a superstrate 3 formed from silicon separated by an intermediate layer 4 formed from an electrically insulating material.

10

Referring to Fig. 3, it can be seen that the thickness of the superstrate 3 may be much smaller than the thickness of the substrate 2 and may be in the range from a fraction of a micron to several tens of microns.

15

Such a thin substrate 3 may initially be used to produce the structure 1 as described with reference to Fig. 2.

20

However, in a variation, such a thin superstrate 3 may be obtained by reducing the thickness of a thick superstrate 3 initially employed to produce the structure 1 as described with reference to Fig. 2. Such a reduction in thickness may be brought about using known grinding, chemical attack or chemical-mechanical polishing techniques and may also be obtained by a cleavage technique, for example SMART-CUT, a known commercial method necessitating the ionic implantation of protons in a dose of the order of $5 \times 10^{16} \text{ cm}^{-2}$ into the superstrate 3 prior to carrying out molecular wafer bonding as discussed above.

25

An operation for reducing the thickness of the substrate 2 could also be carried out.

As can be seen in Fig. 4, the structure 1 may then undergo a heat treatment carried out in a furnace, for example at a temperature in the range from 900°C to 1100°C .

30

Regarding the selected materials mentioned above, applying such a heat treatment in the selected temperature range renders the intermediate layer 4 plastically deformable and

STRIKETHROUGH PAGE

causes the irreversible formation of a gas phase constituted by micro-bubbles or micro-cavities 7 in the intermediate layer and, as a correlation, an increase in the thickness of said layer 4.

5 The quantity and volume of the micro-bubbles or micro-cavities 7 depend on the composition of the intermediate layer 4 and the conditions of the heat treatment applied to the structure 1.

 As an example, starting from five microns, after treatment, the intermediate layer may
10 have a thickness in the range from fifteen to twenty microns.

 As can be seen in Fig. 5, the micro-bubbles or micro-cavities 7 may be of a volume such that they are open on the substrate 2 and/or superstrate 3 face side and furthermore, they may be mutually open to constitute channels which are open to the side ends of the
15 intermediate layer 4.

 As can be seen in Fig. 6, it may be particularly advantageous to produce projecting portions 8, which are preferably rectilinear, in the substrate 2 and/or in the superstrate 3, for example by etching, so that said projecting portions 8 constitute rectangular notches. This
20 disposition may facilitate the appearance of micro-bubbles or micro-cavities 7, one running into another to constitute channels.

 The structure 1 just described, containing micro-bubbles or micro-cavities 7 in its intermediate layer 4, may have many applications.
25

 It may be used as is for the production of electronic or opto-electronic integrated circuits on the silicon superstrate 3, mounted on a thick substrate 2 via the intermediate layer 4 which constitutes an electrical insulator, the capacitance between the superficial layer constituted by the superstrate 3 and the support layer constituted by the substrate 2 being
30 particularly low because of the presence of micro-bubbles or micro-cavities 7.

STRIKETHROUGH PAGE

In a further application example, the channels which are optionally but intentionally created in the intermediate layer 4 by the micro-bubbles or micro-cavities 7 may be used to circulate a cooling fluid between the substrate 2 and the superstrate 3 with the aim of cooling the structure 1.

5

In a further particularly advantageous application, the structure 1 containing micro-bubbles or micro-cavities 7 constitutes a releasable structure because the presence of the micro-bubbles or micro-cavities 7 in the intermediate layer 4 weakens the physical or chemical strength of this layer.

10

By applying forces between the substrate 2 and the superstrate 3 using any known means and, for example, by inserting a fine blade between the substrate 2 and the superstrate 3 or a jet of water under very high pressure, the intermediate layer 4 may be caused to rupture and thereby cause separation of the substrate 2, which then constitutes a wafer, and
15 superstrate 3, which then constitutes a wafer, by rupture of the material of the intermediate layer 3 between the micro-bubbles or micro-cavities 7.

It is also possible to carry out a chemical attack of the intermediate layer 4 from its sides, for example using a solution of hydrofluoric acids, which can readily progress between
20 the substrate 2 and the superstrate 3 due to the presence of micro-bubbles or micro-cavities 7.

Thus, starting from the structure 1 described with reference to Fig. 3, a thin silicon wafer constituted by the thin superstrate 3 is produced.

25 The thin silicon wafer 3 obtained may be fixed by one or the other of its faces to any final operating support formed from plastic, for example, to produce flexible electronic and/or opto-electronic circuits.

The present invention is not limited to the examples described above. Variations in
30 the implementations are possible without departing from the scope of the invention defined in the accompanying claims.

STRIKETHROUGH PAGE